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Generic Wave Digital Emulation
of Memristive Devices
∗Enver Solan and Karlheinz Ochs
Abstract—Neuromorphic circuits mimic partial functionalities
of brain in a bio-inspired information processing sense in order to
achieve similar efficiencies as biological systems. While there are
common mathematical models for neurons, which can be realized
as nonlinear oscillating circuits, an electrical representation of the
synaptic coupling between those is more challenging. Since this
coupling strength depends on the learning procedure in the past,
it should include a kind of memory. We believe that memristive
devices, which are essentially nonlinear resistors with memory,
are potential candidates for replacing synapses in neuromorphic
circuits. Due to a huge number of synapses in a complex
neuromorphic circuit, pre-investigations based on simulations of
such systems can be very inefficient and time-consuming. Flexible
and real-time capable memristive emulators, which can directly
be incorporated into real circuits, can overcome this problem. In
our approach, we introduce a generic memristive emulator based
on wave digital principles. The proposed emulator is flexible,
robust, efficient, and it preserves the passivity of the real device.
This, in turn, also makes it reusable independent of a particular
application. In the presented work, the emulation of different
mathematical models as well as of a real device based on physical
models are listed.
Index Terms—memristive devices, memristors, memristor
emulators, wave digital filters, neuromorphic circuits
I. INTRODUCTION
IT is widely believed that the efficient working mechanismof the human brain is based on a parallel signal processing
approach. Uniformly allocated processing and memory units
play a key role in this context. Indeed, the information is stored
in the strength of synaptic coupling between neurons, which is
also known as synaptic plasticity. In order to achieve similar
efficient and powerful signal processing units, neuromorphic
circuits, as a part of bio-inspired information processing, try
to mimic the brain in terms of an electrical circuit [1]. While
oscillating circuits are the common models for neurons [2], an
electrical representation of synapses with a learning-dependent
coupling strength is more challenging.
Memristors, which are essentially nonlinear resistors with
memory, were postulated from symmetry considerations as the
fourth elementary passive circuit device by Chua in 1971 [3].
Unique properties of such devices, e.g. the change of its
resistance value depending on the current flown through the
device in the past, make them to appropriate candidates for
modeling synapses in neuromorphic circuits [4]–[10]. Unfortu-
nately, memristors had purely been hypothetical over decades
until the first resistive switching device was identified as a
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memristor in the HP - Hewlett Packard - laboratories [11].
By definition, memristors interrelate electrical charge and
magnetic flux. It was generalized to memristive devices and
systems in 1976 [12]. In contrast to memristors, memristive
systems could contain more than one internal state, not being
necessarily the flux or charge. Both terms are frequently used
in the same context. However, in the scope of this work,
we have to distinguish between memristors and memristive
systems clearly.
Most realized devices can be interpreted as memristive
systems. They are fabricated in nanotechnology in order
to obtain the memory effect [13]. Parameter spread during
the fabrication process aggravates reproducible analyses of
such devices [14]. Hence, the resulting functionality of a
neuromorphic circuit including these devices is also influenced
by this parameter spread. Furthermore, the functionality of
manufacturable devices is limited by the underlying chemical
and physical phenomena within the device. This burdens
possible applications, where real devices can be used.
Mathematical and electrical models for simulation purposes
can be utilized to build memristive devices with arbitrary
functionalities for reproducible investigations, e.g. in neuro-
morphic circuits [15]–[17]. However, biologists suggest that
the synaptic density in a human brain is approximately 109
per mm3 [18]. Even for mimicking a partial functionality of
the brain a huge amount of memristive devices is required.
This makes the simulations of neuromorphic circuits con-
taining memristive devices inefficient and particularly time-
consuming. Besides, simulations are not appropriate for real-
time applications, e.g. they cannot be incorporated into real
circuits.
Instead of memristive models in simulations, real-time
capable memristive emulators can be utilized to overcome
such problems. They can be integrated into a real circuit
in order to make reproducible investigations regarding the
overall functionality. Real devices can be replaced by such
emulators even for a desired functionality which is not man-
ufacturable. Frequently developed memristive emulators are
based on hardwired hardware emulators [19]–[21]. Most often,
hardware emulators exhibit a fixed functionality, which means
less flexibility. Due to utilized active elements and operational
amplifiers, it is often not possible to preserve the passivity of
the real device, which is important especially in the context
of neuromorphic circuits which belong to self-organizing
systems. In this context, ensuring the stability of the overall
system is of particular importance. Since the interconnection of
subsystems in neuromorphic circuits depends on the learning
procedure in the past, stability investigations can be hard
because interconnecting stable subsystems lead not necessarily
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to an overall stable system, whereas the passivity is maintained
independently of the interconnection. Furthermore, it is known
that the passivity yields ensured stability properties [22] and,
for that reason, passive systems are more convenient in order
to achieve stability. Regarding these requirements, we intend
to introduce a flexible generic memristive emulator while
preserving the passivity of the real device, which, in turn,
increases the reusability of our approach. Therefore, a passive
discretization method based on wave digital filters [23] has
been employed. In doing so a robust, efficient and real-time
capable algorithmic model of the real device is obtained.
It should be emphasized that passivity in this context is
understood as an input-output passivity in a digital signal
processing sense [24], [25]. Due to elementary mathematical
operations of the resulting algorithmic model, also called wave
digital model, it can be implemented platform-independent
as a software emulator on a DSP (digital signal processor),
or as a reconfigurable hardware emulator on an FPGA (field
programmable gate array) as well as on an ASIC (application
specific integrated circuit) considering a hard-wired hardware
emulator. Actually, the presented emulation results in this
paper are based on a software emulator.
The paper is organized as illustrated in the block diagram
of Fig. 1: In the next section, a general approach for a
wave digital realization of memristive systems is introduced.
Afterwards, wave digital emulations of memristors based on
a hysteresis as well as system model are shown in Sec. III.
Sec. IV deals with a physical model in the wave digital
framework as an example of a more realistic memristive
system.
mds
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II. WAVE DIGITAL EMULATION OF MEMRISTIVE SYSTEMS
A. Electrical Representation
In general, memristive devices might possess more than one
internal state, not necessarily proportional to the electrical
charge or magnetic flux, like for memristors. Regarding the
presented devices in this paper, we briefly recapitulate the
mathematical description of a voltage-controlled memristive
system [12]
i(t) = Gˆ (z(t), u(t)) u(t) , z˙(t) = f (z(t), u(t)) . (1)
The algebraic equation describes the input-output relation with
a generalized system response Gˆ, which is the reciprocal
value of the memristance, namely memductance. In case of a
voltage-controlled device, the description by a memductance
instead of a memristance is more appropriate. In the sequel,
we use the terminology memristive as well as memductive
system depending on the actual mathematical description of
the device. In equation (1), the internal state vector is denoted
by z(t). The current i(t) is considered as an output, whereas
the voltage u(t) is the input signal. The nonlinear vector
function f (z(t), u(t)) is of great importance regarding the
memristive behavior of the system. It determines the differ-
ential equation with respect to the internal state and has to
be integrated in order to get the actual state and with this the
memristance (memductance) value over time. Generally, both
the memductance Gˆ as well as the function f can also be
time-dependent explicitly.
This general mathematical description can be useful for
simulations of general memristive systems [15], but it cannot
be utilized directly for emulation purposes, at least not for the
proposed emulation approach. Therefore, an electrical repre-
sentation of the system as a reference circuit is required. This
task is not trivial and can be challenging for particular memris-
tive systems. Fig. 2 shows such a generalized reference circuit.
For the sake of briefness, the state and voltage dependencies
of the memristive and memductive systems shown in the
following figures are abbreviated by a time-dependency. The
electrical representation consists of two parts: the memristive
port Fig. 2a and the electrical interpretation of the memory
Fig. 2b. The integration of the differential equation describing
the memristive behavior is required in order to obtain the
internal state z(t). Hence, an integrator circuit represents the
electrical interpretation of the memory. Due to the fact that
the internal state is, in general, a vector, a multidimensional
circuit for this purpose is considered. Regarding a given initial
condition z0 = z(t0) for a starting time t0, the dynamic
system described by formula (2) has a unique solution
z(t) = z0 +
∫ t
t0
f (z(t), u(t)) dτ . (2)
In case of a scalar memristive function proportional to the
input signal, it results in
z˙(t) = κw (z(t))u(t) , with z ∈ (0, 1) , (3)
where w(z) denotes typical window functions and κ represents
a parameter for modeling different material properties. Due to
a physically meaningful modeling approach, the normalized
state z is restricted between the values 0 and 1 by the window
function. In order to overcome the boundary lock problem, it
should not be equal to 0 or 1, because w(0) = w(1) = 0
and hence z˙(t) = 0. Applying separation of variables and
integrating equation (3) yields
z(t) = λ−1 (κ [ϕ(t)− ϕ0] + λ(z0)) ,
with λ(z) = λ(z0) +
∫ z
z0
1
w(z˜)
dz˜
and ϕ(t) = ϕ0 +
∫ t
t0
u(τ)dτ .
(4)
In doing so, the state can be expressed by the magnetic flux
and hence the memristor can be interpreted as a special case of
a memristive system. Reasonable window functions w(z) are
always > 0. Therefore, the reciprocal function 1/w(z) is > 0
for every z ∈ (0, 1) and hence λ(z) is strictly monotonically
increasing so that the inverse function λ−1(z) exists for any
interval [z0, z]. It should be mentioned that the magnetic flux
in equation (3) is replaced by the electrical charge for current-
controlled devices.
Since in our approach we are more interested in a memris-
tive emulator instead of a simulation model, the next subsec-
tion introduces the method for this purpose.
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Memristor Memristive System
Hysteresis Model System Model Physical Model
Flux-Controlled Multilevel DBMD
Figure 1. Categorization of memristive emulators depending on different requirements. Here DBMD - double barrier memristive device - denotes real
memristive devices based on interface effects.
i(t)
Gˆ(t)u(t)
(a)
•
z(t)
f (z(t), u(t))
z(t) 
(b)
Figure 2. Electrical representation of a general memristive system. The input-
output relation is interpreted as a memristive one-port (a). The memory of the
system is represented by a multidimensional integrator circuit (b).
B. Wave Digital Realization
Considering reproducible analyses of complex neuromor-
phic circuits, memristive emulators are much more appropriate
than simulation models. Significant requirements have to be
taken into account to incorporate such emulators into real
circuits. Considering the reusability of emulators, independent
of a particular application, energetic properties of the real
device, like passivity, has to be maintained. Especially for
neuromorphic circuits, where the interconnection of several
subsystems depends on the learning process in the past, this
point is of particular importance. Most presented memris-
tive emulators are based on hardware emulators including
operational amplifiers and other active elements like current
conveyors [19], [20]. Hence they can be built by common
electrical components. Unfortunately, such emulators match
not energetic properties of the real physical device, at least
not the passivity criterion. It is known that the interconnection
of stable sub-systems leads not necessarily to a stable overall
system. In contrast to that, the interconnection of passive sub-
systems always yields a passive overall system. Furthermore,
stability conditions are satisfied by passive systems [22].
Consequently, passive systems yield convenient stability in-
vestigations in a system theoretic sense, although passivity
means not necessary stability. This means that the passiv-
ity property formulates a significant requirement regarding
reusable emulators. Indeed, [21] presents a passive memristive
emulator. Although the emulator is passive, it contains a lim-
ited programmability of the memristive function. In order to
emulate memristive systems considering different applications,
it should also be flexible even during runtime.
x(t) y(t)
D
D
A
A
DSP
Figure 3. Illustrative sketch for the implementation of an algorithmic model
of a real physical system on a digital signal processor (DSP) based on wave
digital principles, with input x(t) and output y(t).
Here, we introduce a flexible emulator of memristive sys-
tems by utilizing a passive discretization method based on
wave digital principles. The wave digital method was origi-
nally introduced to get a digital replica of analog filters [23].
Several benefits of this approach make it suitable for digitizing
memristive systems. For example, the resulting algorithmic
model preserves the passivity of the real physical device [25].
Passivity in this context should be understood as an input-
output passivity in a digital signal processing sense. This
clearly means that the passivity in this context is based on
the discrete definition of the power supplied to or drawn from
the system so that the discrete numerical values processed
by the algorithmic model can hold a corresponding physical
meaning. Furthermore, the wave digital algorithmic model
consists of elementary mathematical operations like adders,
multipliers and delay elements. This leads to a platform-
independent implementation, e.g. as a software emulator on
a digital signal processor (DSP), cf. Fig. 3. In doing so,
a flexible emulator is achieved by programming a desired
memristive behavior. Moreover, the wave digital method yields
robust, efficient and real-time capable algorithms, which can
additionally be exploited for investigations on a simulation
level or for real-time digital signal processing approaches.
A detailed recapitulation of the wave digital theory goes far
beyond the scope of this paper, and the interested reader must
be referred to [23].
The wave digital method basically includes two steps in
order to get an algorithmic model representing the physical
device. Firstly, the time-discretization transfers the underlying
differential equations into difference equations. Secondly, re-
placing voltages and currents by wave quantities, known from
the scattering theory, as signal parameters leads to explicit
equations, which are more suitable for implementations. The
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R
a(tk)
b(tk)
ρ
(
Gˆ(tk)
)
(a)
z˙(tk) T
T
bz(tk) ≈ z(tk)
az(tk)
(b)
Figure 4. Wave digital representation of a memristive system with memristive
reflection coefficient (a) and corresponding wave digital realization of the
memory (b).
relationship between voltages, currents, and wave quantities is
given by a bijective mapping
a = u+R i and b = u−R i , with R > 0 . (5)
Here, a and b denote the incident and reflected wave at a
particular port, respectively. The corresponding port resistance
R is an arbitrary positive constant.
In the following, electrical representations of memristive
systems are used as reference circuits in order to apply the
wave digital method. Regarding memristive systems described
by (1), the time discretization tk = t0 + kT , k ∈ N, with
sampling period T > 0, leads to
i(tk) = Gˆ (z(tk), u(tk))u(tk) (6)
for the memristive one-port described by the algebraic equa-
tion. Replacing voltages and current by wave quantities yields
b(tk) = ρ
(
Gˆ
(
z(tk),
a(tk) + b(tk)
2
))
a(tk) ,
with ρ(Gˆ) =
1−RGˆ
1 +RGˆ
,
(7)
where ρ denotes a reflection coefficient from scattering param-
eter theory. Due to a variable memristance (memductance), the
reflection coefficient also varies over time, cf. Fig. 4a.
The remaining part is the electrical interpretation of the
memory. For this, the integrator circuit, which is shown in
Fig. 2b, is utilized as a reference circuit. Starting from an
instance tk−1 we get at instance tk the actual state sample
z(tk) = z(tk−1) +
∫ tk
tk−1
f (z(τ), u(τ)) dτ . (8)
For a wave digital realization, this integration has to be done
numerically, and it is common to use the trapezoidal rule
z(tk) ≈ z(tk−1) + T
2
[z˙(tk) + z˙(tk−1)] ,
with z˙(tk) = f (z(tk), u(tk)) .
(9)
The reinterpretation of the state as the resulting voltage over
the capacitance, the time derivative of the state, namely the
memristive function f , as the current through it in Fig. 2b,
and applying the bijective mapping (5) lead to
bz(tk) = z(tk)− T
2
z˙(tk)
≈ z(tk−1) + T
2
z˙(tk−1) = az(tk−1) ,
(10)
where R = T/2 is assumed as the port resistance. From the
limit
lim
T→0
z(tk) = bz(tk) (11)
it follows that for small step sizes z(tk) ≈ bz(tk) is a good
approximation and leads to the wave digital realization of
Fig. 4b, considering the wave digital realization of an ideal
current source
az(tk) = f(z (tk) , u (tk))T + bz(tk) . (12)
With this approximation, the storage in Fig. 4b can be initial-
ized approximatively by the initial state z0.
At first glance, one may overlook that equation (7) is
implicit with respect to b. As a consequence, the signal flow
graph in Fig. 4a contains an invisible algebraic loop. Fig. 5a
illustrates the missing algebraic loop. There, the dashed lines
indicate the extension, which contains three functional blocks:
A transformation unit, a processing unit, and the computation
unit of the reflection coefficient. The red-colored delay-free
directed loop visualizes the aforementioned implicit part of
equation (7). For a digital signal processing, it is important
that this implicit equation has to be solved at each instance.
To this end, one can use a fix-point iteration, which requires
repeating the computations of the red path several times while
the signals on the black paths remain constant. It should be
stressed that incorporating an iterative process into the wave
digital model destroys not the overall passivity of the resulting
algorithmic model [26]. In case of a high sampling rate, the
signals vary slowly from instance to instance and the number
of iterations can be significantly reduced.
Apart from this argument of sufficient numerical accuracy,
there is an additional physical point of view. For this, we focus
on a memristor with ion drift. If the input voltage changes,
the ions of the memristor cannot move instantly to the new
position because of their mass moment of inertia. In such a
case, the implicit equation is a kind of modeling error and
not to iterate is a physically more accurate approach. In this
way, the signal-processing algorithm is suitable for real-time
applications.
As shown in Fig. 5a, within every iteration step, the
signals are processed by three units. The transformation unit
maps the waves a and b onto the voltage u subject to (5).
The processing unit determines from this voltage the state-
dependent memductance Gˆ, which is used by a computation
unit to compute the reflection coefficient compliant with (7).
This unit is subdivided into further three units as depicted in
Fig. 5b. Here, the pre-processing unit contains the memristive
function f . In order to get the actual state, this function has
to be integrated, which is done by the integrator, cf. Fig 2b
and Fig. 4b. Finally, the post-processing unit evaluates the
memductance with respect to the actual state.
In the sequel, the presented emulators are directly coupled to
a resistive voltage source, with internal resistance R0 = 0.1Ω.
The electrical circuit is shown in Fig. 6a and the corresponding
wave digital realization is depicted in Fig. 6b. Assuming the
current as output, the gray path of Fig. 6b is not needed here.
It should be emphasized that, in the presented work, results
have been obtained from a software emulator.
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R
a(tk)
b(tk)
ρ
(
Gˆ(tk)
)
Transformation
ProcessingReflection
Unit
Unit
Coefficient
u(tk)
Gˆ(tk)
(a)
Post-processing
Pre-processing
Integrator
Processing Unit
u(tk)
z˙(tk)
z(tk)
Gˆ (tk)
(b)
Figure 5. Wave digital realization of a memristive device by a variable reflection coefficient calculated through an extended wave flow diagram (a) and
processing unit (b). The invisible algebraic loop is depicted as the red dashed curve.
e(t)
R0 i(t)
Gˆ (t)u(t)
(a)
e(tk)
−1
1/[2R0]
i(tk) −ρˆ(Gˆ (tk))
(b)
Figure 6. Electrical circuit for emulation validation (a) and corresponding
wave flow diagram (b).
III. EMULATION OF MEMRISTORS
This section aims to present two possibilities for wave
digital memristor emulations based on different requirements.
For the first approach, a hysteresis model is given. This means,
that for an arbitrary given functionality, e.g. in form of a
hysteresis curve, an emulator, which matches exactly this
functionality is desired. In the second example, the overall
functionality of a more complex system including memristors
is given. Considering the functionality of the overall system, a
memristor emulator for achieving such a functionality should
be modeled and emulated. We will show that both application
examples are covered by the generic wave digital method.
A. Hysteresis Model
The hysteresis model introduces a method in order to
emulate memristors with a desired functionality given by their
hysteresis curves. Since the hysteresis changes for different
input signals, it cannot be considered as a unique characteriza-
tion of a memristor. In order to get an emulator, which mimics
exactly the same hysteresis curve, an identification procedure
based on a measured or simulated hysteresis is required [27].
A memductor (memristor) is uniquely characterized by its
memductance over flux map Gˆ(ϕ) (memristance over charge
map Rˆ(q)), cf. [28]. Once this curve is obtained, it can be
implemented in the post-processing unit of Fig. 5b in order
to get a wave digital emulator, which mimics the required
hysteresis curve and responds also with respect to other input
signals.
The block diagram in Fig. 7 shows a possibility to derive
a memductance function Gˆ(ϕ) in case of uniform sampled
i(tk)
u(tk) Integrator
Integrator
q(tk)
ϕ(tk)
Gˆ(ϕ(tk))
Differentiator
Gˆ(ϕ)Interpolator
Figure 7. Block diagram of the identification procedure.
values from current i(tk) and voltage u(tk) of a memristor.
Numerically integrating the voltage and current leads to sam-
ples for the charge q(tk) and flux ϕ(tk) , respectively. The
latter samples in turn are used to achieve an approximation
of the memductance samples Gˆ(ϕ(tk)) by exploiting the
constitutive relation [28]
Gˆ(ϕ) =
dqˆ(ϕ)
dϕ
(13)
and an appropriate numerical differentiation, e.g. forward
difference quotient. In this manner, the associated samples of
flux ϕ(tk) and memductance values Gˆ(ϕ(tk)) can suitably
be interpolated in order to obtain the desired flux-dependent
memductance function Gˆ(ϕ). Although a linear interpolation
has been exploited in this work, every kind of other interpo-
lation techniques can be utilized in this context.
This idea can be extended to non-uniform sampled values
of current and voltage by interpolating those sampling values
at first and uniformly sampling them afterwards. Moreover, it
is of no matter where the samples originate from. For instance,
we can use measured values of a physical real memristor as
well as simulation results considering memristor models with
distributed parameters, or a desired memristor behavior. In
order to increase the efficiency of a real-time implementation,
the memductance of real or simulated memristors can also
be approximated by curve fitting techniques. To conclude, all
kinds of memristors, independent of the initial state, can be
emulated.
In the following, some examples of the identification pro-
cedure considering varying kinds of memristors are demon-
strated. Therefore, an arbitrary hysteresis curve for a sinusoidal
input signal
es(t) = E sin (2piFt) (14)
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is given with voltage amplitude E and frequency F . From
this, we derive the flux
ϕ(t) = Φs sin
2(piFt) , with ϕ(0) = 0 , Φs =
E
piF
. (15)
In order to identify the memristor, we have to bear the dynamic
range of the identification in mind. Because of the utilized
excitation, the flux has a limited amplitude, which also restricts
the range of validity regarding the identification to ϕ ∈ [0,Φs].
Considering this limitation, a periodic triangular voltage
e∆(t) =
2E
pi
arcsin (sin (2piFt)) (16)
is used to excite the virtualized memristor with the same
amplitude and period as in (14). Then, one has Φv/Φs =
pi/4 < 1, where Φv denotes the amplitude of resulting flux
for input voltage e∆(t). It is guaranteed that the flux of this
excitation voltage remains inside the range of validity.
1) Binary Switch Memristor: Memristors with a binary
switching property change their resistance value between two
discrete values and hence they are appropriate devices in
nonvolatile memory applications [29] regarding a storage of
one-bit information. Physically, such devices are often real-
ized as electrochemical metalization cells (ECM-cells) [30].
It is hard to develop devices in nanotechnology that match
the requirements exactly for a nonvolatile memory [31]. An
emulator might be used to make previous investigations before
fabrication. The whole procedure in order to get an emulator
of a binary switching memristor is illustrated in Fig. 8. There, a
typical (given) hysteresis curve of such a device is depicted in
Fig. 8-1. As it can be seen, the memductance changes between
the high G1 and low conductance state G0, respectively.
Applying the identification procedure as shown in Fig. 7 leads
to the characteristic curve of the device, cf. Fig 8-2. In order
to emulate the memristor with the wave digital approach, the
post-processing unit in Fig. 5b of the wave digital framework
has been initialized by this characteristic curve. The emulator
is validated by exciting it with two triangular input signal
with different periods. As it can be seen from Fig. 8-4, the
hysteresis area decreases for higher frequencies, which is a
typical fingerprint of a memristor. Utilized parameters in order
to get the presented results are centralized in Tab. I.
Table I
PARAMETERS BINARY SWITCH MEMRISTOR
Software Emulation
Starting time t0 = 0 s
Sampling period T = 1 ms
Number of iterations ni = 1
Excitation signals
Amplitude E= 5 V
Frequency 1 F1 = 1 Hz
Frequency 2 F2 = 2 Hz
Memristor
High memductance state G1 = 3 S
Low memductance state G0 = 100µS
Normalization current I= 10 A
2) Memristor with a continuous resistance range: Mem-
ristors or memristive devices are regarded as potential can-
didates for replacing synapses in neuromorphic circuits [32].
Due to the fact that the synaptic weighting is of continuous
nature, binary switching devices are less appropriate for such
applications. For utilizations in neuromorphic circuits, devices
with a continuous resistance range are suitable. In contrast
to the previous example, in this case, a memristor with a
continuous resistance range is exploited in the identification
approach. A typical hysteresis curve of such a device is
shown in Fig. 9, which leads to the characteristic curve
depicted in Fig. 10. Similar to the illustration in Fig. 8, a
wave digital implementation of this characteristic curve into
the wave digital framework yields the hysteresis curves of
Fig. 11, considering two frequencies F1 and F2. As excepted,
the dependency of the hysteresis area with respect to the
excitation frequency can be obtained. The utilized parameters
and their corresponding values are listed in Tab. II.
Table II
PARAMETERS CONTINUOUS MEMRISTOR
Software Emulation
Starting time t0 = 0 s
Sampling period T = 1 ms
Number of iterations ni = 1
Excitation signals
Amplitude E= 5 V
Frequency 1 F1 = 1 Hz
Frequency 2 F2 = 2 Hz
Memristor
Normalization conductance G= 3 S
Normalization current I= 2 A
3) HP ion drift model: There are many mathematical
models of memristors in the literature. A prominent one is
the HP-ion drift model with nonlinear dopant drift [15]
u(t) = Rˆ (z(t)) i(t) , Rˆ(z) = R0z +R1 [1− z] ,
with z˙(t) = κw (z(t)) i(t) and w(z) = 1− [2z − 1]2p , (17)
where w(z) is a window function and restricts the internal
state in the domain z ∈ [0, 1], cf. equation (3). The material
properties are incorporated in κ, whereas R0 and R1 are the
low and high resistance states, respectively. With the parameter
p, the steepness of the window function at the boundaries
can be controlled. It can be observed in equation (17) that
the time derivative of the state is proportional to the input
signal and, consequently, the model describes a memristor, cf.
equation (3), which can, in turn, be identified and emulated
by our wave digital approach. Here, the input signal is the
current, whereby equation (17) represents a current-controlled
memristor. By applying partial fraction decomposition before
integration, we identify for p = 1 the function
λ1(z) =
1
4κ
ln
(
z
1− z
)
, assuming z ∈ (0, 1) . (18)
With subject to equation (4), the state can be formulated in
dependence of the electrical charge. Incorporating the resulting
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signal, the characteristic curve 2 is determined and implemented into the wave digital framework 3 in order to emulate the memristor for arbitrary input signal
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Figure 9. Typical hysteresis curve of a memristor with a continuous resistance
range.
expression into the original memristor model with q0 = 0 leads
to, cf. [15]:
Rˆ(z) = Rˆ
(
λ−11
(
q(t) + λ−11 (z0)
))
= R1 +
R0 −R1
1 + γe−4κq(t)
, with γ =
Rˆ(z0)−R0
R1 − Rˆ(z0)
.
(19)
0 1/2 1
0
1
ϕ/Φs
Gˆ
(ϕ
)/
G
Figure 10. Characteristic curve of the device with a continuous resistance
range.
In order to emulate such an memristor, we can directly initial-
ize the post-processing unit with the mathematical model (19).
However, we are more interested in the identification of the
device by measurements or simulations. In this case, we have
utilized a hysteresis curve generated by an LTspice implemen-
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Figure 12. LTspice simulation of the HP-ion drift model.
tation of the model (17) in the mentioned identification and
emulation procedure, as it can be seen in Fig. 12. Identifying
the memristor from simulated data yields the characteristic
curve shown in Fig. 13. It should be mentioned that LTspice
uses a variable step size for the numerical integration, which
causes non-uniform samples for the voltage and current. From
this information, we can uniformly resample the signals and
process them as explained in Fig. 7. Validating the identified
memristor by a triangular input signal regarding two distinct
periods leads to the frequency-dependent hysteresis curves
shown in Fig. 14. A confirmation of the identified device
has been done by LTspice simulations (dashed curves) of the
original model (17). In order to identify the memristor in
a broader range, other input signals, such as step functions,
can be exploited. Note that, although the memristance and the
constitutive relation are given in the model, we are not able
to compute the flux-dependent memductance Gˆ(ϕ) explicitly.
The Tab. III summarizes utilized parameters for this memristor.
0 1/2 1
0
1/2
1
ϕ/Φs
Gˆ
(ϕ
)R
0
Figure 13. Characteristic curve of the HP-ion drift model generated from an
LTspice simulation.
−1 0 1−1/8
0
1/8
u/E
i/
I
F1
F2
LTspice
1/2 1
−1
0
1
tF1
u/E
Figure 14. Wave digital validation of the identified HP-ion drift memristor.
Table III
PARAMETERS HP-ION DRIFT
Software Emulation
Starting time t0 = 0 s
Sampling period T = 1 ms
Number of iterations ni = 1
Excitation signals
Amplitude E= 1 V
Frequency 1 F1 = 1 Hz
Frequency 2 F2 = 1, 5 Hz
Memristor
High resistance state R1 = 10 kΩ
Low resistance state R0 = 100 µΩ
Initial resistance Rˆ(z0) = 9 kΩ
Material constant κ= 18, 5 [mC]−1
Exponent window function p= 1
Normalization current I= 1 mA
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It is remarkable that incorporating some kind of a char-
acteristic function as a look-up table into the wave digital
framework leads to very good emulation results even though
no iteration for solving the implicit equation has been applied.
Investigations regarding such implementations have shown that
the naturally good conditioned system of equations originated
by the wave digital algorithm is further improved by this
approach.
B. System-Model
In many cases, a suited memristor for a dedicated appli-
cation is desired. Therefore, we have to achieve devices with
properties depending on the desired functionality of the overall
system including them. In this context, we are interested in
a wave digital emulation of a particular voltage-controlled
memristor (memductor) for a neuromorphic application. For
this reason, a generic model has been developed, which is
incorporated into the wave digital algorithmic model.
Multilevel Resistance Device: In [10], a memristive circuit
mimicking the anticipation behavior of an amoeba has been
extended to a circuit capable of anticipation of information
represented by arbitrary digital patterns. There, a memristive
device based on electrochemical metalization cells has been
implemented. However, the wave digital implementation of
the circuit with a more appropriate memristor model based
on multilevel resistive switching devices has been presented
in [9]. Actually, the closeness to reality makes these devices
interesting for emulations [33], [34]. Our objective is to model
a generic wave digital emulator of a multilevel memristor
device. Depending on the particular application, the parameters
of the model can be adjusted in order to get a device with a
discrete up to a quasi-continuous resistance range.
The proposed model
i(t) = Gˆ(z)u(t) , with z˙(t) = u(t) + U0 ,
Gˆ(z) = G1 − ∆G
n
h(z) , ∆z =
1
n+ 1
, n ∈ N ,
∆G = G1 −G0 , σ(ξ) =
{
1 for ξ > 0
0 else
,
and h(z) =
n∑
ν=1
σ(z − ν∆z) + σ(−z − ν∆z)
(20)
includes a constant voltage U0 in the memristive behavior
for representing the retention characteristic of the device
considering a more realistic emulator. Similar to the binary
switching device, G1 and G0 denote the maximum and
minimum conductance value, respectively. The conductance
difference between G1 and G0 is abbreviated by ∆G. In order
to control the stepsize of memductance changing, a parameter
n is introduced, which also yields the stepsize for the state
∆z. The expression σ(ξ) denotes the unitstep function.
The parameter n leads to n + 1 quantized memductance
levels between G1 and G0, as it can be seen in the following
investigations for n = n1 = 1, n = n10 = 10 and
n = n100 = 100. The characteristic curves in Fig. 15a indicate
different memristor emulators, from a binary switch device for
n1 through a multilevel resistance memristor with n10 = 10
distinct memductance levels, up to a quasi-continuous memris-
tor for n100, cf. Fig. 8 and cf. Fig. 9, respectively. The resulting
hysteresis curves of Fig. 15 endorse this behavior. Similar to
the before emulated models, the hysteresis area decreases for
higher frequencies also for the multilevel memristor. Utilized
parameters can be observed from Tab. IV.
The proposed generic memristor model is suitable for
different kinds of applications and can be adjusted with respect
to the requirements in, e.g. nonvolatile memory applications
(small n) or neuromorphic circuits (large n). Note that, with
this model, we have combined a generic memristor model
with a generic emulation technique, which makes our approach
more flexible.
It is known that discontinuities could yield numerical prob-
lems, for example, considering LTspice implementations [15].
Since the algorithmic model can also be utilized for simulation
purposes, it is an appropriate method to investigate memristive
devices with such discontinuities.
Table IV
PARAMETERS MULTILEVEL MEMRISTOR
Software Emulation
Starting time t0 = 0 s
Sampling period T = 1 ms
Number of iterations ni = 1
Excitation signals
Amplitude E= 5 V
Frequency 1 F1 = 1 Hz
Frequency 2 F2 = 2 Hz
Memristor
High memductance state G1 = 3 S
Low memductance state G0 = 100µS
Reset voltage U0 = 0, 1 V
Normalization current I= 10 A
Low level refinement n1 = 100
Intermediate level refinement n100 = 100
High level refinement n100 = 100
IV. EMULATION OF MEMRISTIVE SYSTEMS
In contrast to memristors, general memristive systems can
have more than one internal state. In context of memristive
systems, the internal states are not necessarily the electrical
charge or the magnetic flux. The most often realized devices
can be described by a general memristive system (1). In order
to emulate such devices, a physical model of the memristive
system, which can be transformed into a reference circuit
regarding a wave digital emulation, is desired. In the following,
the wave digital emulation of a double barrier memristive
device (DBMD) based on a physical model of the real device
is presented.
Physical Model
In order to emulate real memristive devices, a reference
circuit of the physical model, which can be transformed
into the wave digital domain, is required. Once the refer-
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Figure 16. Stages of development toward an emulator of a physical device.
ence circuit, also called equivalent circuit or model with
lumped/concentrated parameters, is determined, it can be
utilized to get an algorithmic model, which in turn can be
implemented platform-independent, cf. Fig 16. Based on this
workflow, the wave digital method has been applied to a
concentrated model of the double barrier memristive device
for an emulation on a digital signal processing unit.
Double Barrier Memristive Device: The DBMD is a man-
ufactured memristive system with beneficial properties espe-
cially in neuromorphic applications, like a quasi-continuous re-
sistance range, no need for an electric forming procedure, and
an improved retention characteristic [13]. Investigations on an
atomic level based on a model with distributed parameters in
kinetic Monte-Carlo simulations can be seen in [35]. Although
a distributed model is suitable for identifying the underlying
physical and chemical phenomena within the device, it is less
convenient for a real-time capable implementation. A wave
digital realization of this device can overcome this problem.
As mentioned before, a concentrated model, called reference
circuit, is needed in order to transform it into the wave digital
domain. The whole modeling procedure of the device can
be seen in [17] and is briefly recapitulated here: A lumped
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element electrical model with concentrated but still physically
meaningful parameters is shown in Fig. 17. The DBMD
mainly consists of a solid-state electrolyte (niobium oxide)
next to a tunnel barrier region (aluminum oxide) sandwiched
between two electrodes (gold and aluminum). Indeed, the
metal-electrolyte interface builds physically a Schottky-like
contact, which is state- and voltage-dependent. Due to the fact,
that the average ion position within the solid-state electrolyte
modulates the interface effects between distinguish regions,
it has been identified as the internal state of the memristive
system. The memristive behavior of the device
z˙ =
−Z˙ w(z)
eϕa(u,z)
sinh
(
ur(u, uS, z) + ue − Uc
Ue
)
,
with w(z) = [1− 2w0]
[
1− [2 z − 1]2p
]
+ w0
(21)
is based on an ion hopping phenomenon. In order to overcome
the boundary lock problem, the window function of the HP-
ion drift model has been extended to the proposed window
function w(z), where w0 > 0 is a constant to prevent that
the window function becomes zero, cf. [17]. The normalized
average ion velocity Z˙ and the reference electrolyte voltage
Ue as well as the Coulomb voltage UC are electrical constants
with a physical interpretation. The ion motion within the
electrolyte depends mainly on the voltage drop over this
region ue. However, from physical measurements as well as
simulations with the distributed model on an atomic scale,
we know that the ions next to the Schottky-interface are also
influenced by the voltage over this interface. As a consequence
a voltage- and state-dependent amount of this voltage which
is described by
ur(u, uS, z) = σ(−u) [1− z] uS (22)
must be considered for the ion motion. Here, σ(ξ) is again the
unitstep function, cf. equation (20), whereas uS denotes the
voltage over the Schottky-contact. A particular voltage- and
state-dependent normalized activation energy captures some
novel physical insights, like the adsorption and desorption
mechanisms of ions at the interfaces. This describes the
mobility of ions within the electrolyte and has been introduced
by
ϕa(u, z) = σ(u) [ϕa1 + z [ϕa0 − ϕa1 ]− ϕar ] + ϕar , (23)
where ϕa0 and ϕa1 correspond to the state z = 0 and z = 1,
respectively. The remaining parameter ϕar is the normalized
activation energy valid for the reverse direction u ≤ 0 and
leads to the typical retention characteristic.
Beyond the memristive behavior, the input-output rela-
tions are also needed for representing memristive systems,
cf. equation (1). Since the device includes three memristive
systems each of them coupled via the same internal state,
it can be segmented into three input-output relations, see
Fig. 17. The first one is described by the Schottky-equation
representing the voltage- and state-dependent Schottky-contact
in the concentrated model
RˆS(uS, z) =
uS
IS
e
[
ϕS(z)+αf
√
|uS|−uS
αS Uϑ
]
e
1
n(z)
uS
Uϑ − 1
. (24)
Here, a dimensionless fitting parameter αf weights the barrier
lowering term, which is caused by the Schottky-effect. The
parameter αS is the normalized Schottky-barrier thickness and
IS denotes the Schottky-current amplitude including some
physical constants and material parameters, cf. [17]. Uϑ is
the thermal voltage caused by the temperature. From physical
arguments, a state-dependent Schottky-barrier height as well
as ideality factor have been identified
ϕs(z) = ϕs0 + z [ϕs1 − ϕs0 ] and
n(z) = n0 + z [n1 − n0] ,
(25)
with ϕs0 /ϕs1 describing the lower/upper bounds of the
Schottky-barrier height and n0/n1 representing the low-
est/highest limit of the ideality factor in the Schottky-equation.
The second partial memristive system is the electrolyte
region itself. For this region, a linear change of the resistance
between the high Re1 and low resistance Re0 states is assumed
Rˆe(z) = Re0 + z [Re1 −Re0 ] . (26)
The outstanding memristive system is caused by a state-
and voltage-dependent tunnel barrier region. Based on the very
fundamental Simmon’s equation [36], the memristance of this
region can be described by
Rˆt(ut, z) =
ut
It
α2t (z)
g(−ut, z)− g(ut, z) , with
g(ut, z) = ϕt(ut)e
−αt(z)
√
ϕt(ut) and
ϕt(ut) = ϕt0 +
ut
2Uϑ
.
(27)
Here, ϕt0 is a normalized tunnel barrier thickness utilized
as reference and ut stands for the voltage drop over the
tunnel barrier. In order to make the region memristive, a state-
dependent normalized tunnel barrier thickness is assumed
αt(z) = αt0 + z [αt1 − αt0 ] , (28)
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where αt0 = αt(z = 0) and αt1 = αt(z = 1). A detailed
physical interpretation of the proposed concentrated model can
be caught up from [17].
Although the concentrated model is suitable for pre-
investigations, e.g. by an LTspice implementation, it is still
not capable for real-time emulations. Note that a simulation
model cannot replace real devices in real circuit as emulators.
We intend a flexible emulator of the DBMD in order to make
investigations with respect to different parameters. We have
already shown that the wave digital method is a very effective
approach to achieve such an emulator. First investigations
with a wave digital realization of a reduced model of the
DBMD have been done recently [37]. Here, we introduce the
complete model of the DBMD, which is used as a reference
circuit for the wave digital realization of the device. The
resulting wave flow diagram is depicted in Fig. 18. There, the
Kirchhoff’s parallel and series interconnections are represented
by so called series and parallel adaptors with corresponding
adaptor coefficients
γs =
R1
R3
and γp =
R2
R3
, (29)
with R1 and R2 as the port resistance at port 1 and 2,
respectively. Note that the port 3 is regarded as a reflection
free port, thus the port resistance at this port can be determined
by R3 = R1 + R2. Signal flow diagrams of such elements
can be seen in [23] and are not the focus of this work.
Similar to the wave digital realization of the integrator circuit
of Fig. 2b, it can be seen that the parasitic capacitors are
simply realized as delay elements, whereas voltage- and state-
dependent reflection coefficients indicate a memristive system,
cf. equation (7). The port resistances are denoted by Rν , ν =
1, 2, ..., 9 being positive values. For the capacitive port they
can be determined as R4 = T/(2Ce) and R8 = T/(2Ct),
cf. with the integrator circuit in Fig. 2b. As it turned out,
the port resistances influence the conditioning of the equation
system, which has to be solved. This means that, for a
convenient choice of the port resistance values, the algorithm
robustness can be increased. The Tab. V at the end of the
section summarizes concrete values of all utilized parameters.
Corresponding to Fig. 5, the pre-processing unit including the
memristive function f and the integrator, which determines the
actual internal state, is emphasized by a gray background color
in Fig. 18 representing the wave flow diagram. It is notable
that the memristive function in the algorithm can arbitrarily be
predefined in order to achieve different memristive behaviors.
This underlies the flexibility of the proposed emulator even for
emulating real devices. The emulation of the double barrier
memristive device also indicates that the proposed approach
is also suitable for emulation whole sub-circuits instead of
a single device. The resulting hysteresis curve considering a
triangular input voltage is shown in Fig. 19. There, the wave
digital emulation is compared to the measurement of the real
device, to a kinetic Monte-Carlo simulation of the model with
distributed parameters, and to an LTspice simulation of the
reference circuit. A good coincidence with the measurement
as well as kinetic Monte-Carlo simulation can be observed.
In addition, there is an almost perfect coincidence between
the wave digital emulation and the LTspice simulation. This
indicates a correct transformation of the concentrated model
into the wave digital domain.
Investigations with respect to the frequency dependency of
the device has been done by a sinusoidal input signal, cf. (14).
The results of the frequency-dependent hysteresis curve are
depicted in Fig. 20, which shows again a decreasing hysteresis
area for higher frequencies.
The proposed approach can also be utilized for further in-
vestigations on a simulation level. Several benefits distinguish
simulations based on a wave digital algorithm from usual
simulation tools. For example, the fact that the algorithmic
model only consists of elementary mathematical operations
supports a platform-independent implementation. In addition,
the wave digital algorithm is based on a passive electrical
reference circuit, which inherently leads to well-conditioned
systems of equations. This, in turn, results in very efficient and
robust algorithms. For example, the simulation of the shown
hysteresis curve in Fig. 19 takes several days up to a week
when applying a model with distributed parameters, whereas
a wave digital algorithm needs seconds. Even the measurement
of the real device takes longer than the wave digital algorithm
and hence it is especially suitable for investigations of the
device even before fabrication. With this, the development
cycles of novel innovative devices can be decreased. Moreover,
the algorithm can be utilized for further signal processing
approaches, e.g. in [38] a model reduction of the DBMD
by maintaining the functionality of the real device has been
shown. For this purpose, methods known from optimization
theory have been applied to the wave digital algorithm in
order to find optimal parameters for the reduced model. This
is quite interesting because this powerful tool in combination
with physically meaningful parameters in the model can be
used for some kind of reverse engineering. Indeed, we can
achieve desired functionalities by optimizing the parameters.
A reinterpretation of the obtained parameters, for example,
could result in novel material compositions, different physical
dimensions or particular doping concentrations. The material
scientists can be served with this information and thus we can
make investigations on a material or physical level in order
to develop novel memristive devices even before fabrication.
Particularly, the wave digital model of the double barrier
memristive device has been exploited in order to find physical
and chemical effects of the real device, which were not known
before, like adsorption and desorption of ions at the interfaces.
These effects have significant influences on the long time scale
behavior, which has been improved by the proposed method.
All of these aspects are of great importance especially in terms
of the development costs of such devices.
Note that we are not constrained to emulation of memristive
devices with this method. Instead of a single device the wave
digital emulation of the DBMD has shown that complete
sub-circuits can also be emulated. In this context, influence
investigations considering well-defined parameter spread in
complex systems including such devices can be done in a
very effective manner. Moreover, memreactive systems, thus
capacitances or inductances with memory are appropriate
candidates for emulations by the proposed method because
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fabrication of such elements is even harder than memristive
devices. A consistent modeling of memcapacitive devices,
which can be utilized as a reference circuit, is shown in [39].
V. CONCLUSION
In the present paper, a generic wave digital emulation
of memristive devices has been presented. Generic in this
context means that the memristive model itself, as well as
the concrete realization of the emulator, is not restricted to
a particular choice. A generic model based on the multilevel
resistance device for applications in nonvolatile memory but
also in neuromorphic circuits has been proposed. Additionally,
a special identification procedure has been exploited in order
to emulate devices with respect to a desired functionality given
by the hysteresis curve. Additionally, it has been also shown
that a physically more accurate modeling approach can be
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Figure 20. Wave digital emulated hysteresis curve of the DBMD for a
sinusoidal excitation with three different frequencies.
utilized in order to get emulators of real devices, like the
double barrier memristive device.
Several benefits of the wave digital approach for emu-
lating memristive devices have been figured out. Especially
the use of the algorithmic model in optimization procedures
in combination with physically meaningful parameters make
this approach very useful for the development of innovative
memristive device. Since the presented method can also be
used to get an algorithmic model of whole sub-circuits instead
of single devices, efficient influence investigations of well-
defined parameter spread with respect to the functionality of
the single device as well as to the overall functionality of more
complex neuromorphic circuits can be done. In fact, these in-
vestigations are reproducible in contrast to investigations with
real devices and they are even faster than real measurements.
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Table V
PARAMETERS DOUBLE BARRIER MEMRISTIVE DEVICE
Software Emulation
Starting time t0 = 0 s
Sampling period T = 10 ms
Number of iterations ni = 6
Excitation signals
Positive amplitude E= 3 V
Negative amplitude E− =−2 V
Frequency 1 F1 = 10 mHz
Frequency 2 F2 = 100 mHz
Frequency 3 F3 = 1 Hz
Memristive Behavior
Normalized average ion velocity Z˙= 0.32 THz
Reference electrolyte voltage Ue = 323.2 mV
Minimum normalized activation energy ϕa0 = 26.3
Maximum normalized activation energy ϕa1 = 36.75
Normalized reset activation energy ϕar = 30.17
Window function offset w0 = 100 µ
Window function exponent p= 6
Coulomb voltage Uc = 0.1 mV
Electrolyte
Minimum electrolyte resistance Re0 = 2 MΩ
Maximum electrolyte resistance Re1 = 5.1 MΩ
Electrolyte capacitance Ce = 17.4 fF
Schottky-Contact
Normalized min Schottky-barrier height ϕs0 = 27.08
Normalized max Schottky-barrier height ϕs1 = 34.81
Normalization Schottky-barrier thickness Ds = 1.326 nm
Normalized Schottky-barrier thickness αs = 3.77
Schottky current amplitude Is = 108 mA
Minimum ideality factor n0 = 2.9
Maximum ideality factor n1 = 4.1
Fitting parameter αf =−1.25
Thermal voltage Uϑ = 26 mV
Tunnel-Barrier
Normalized tunnel barrier height ϕt0 = 108.32
Normalized min tunnel barrier thickness αt0 = 1.81
Normalized max tunnel barrier thickness αt1 = 2.03
Tunnel barrier current amplitude It = 432.6 mA
Tunnel barrier capacitance Ct = 20.7 fF
Wave Digital Parameters (freely selectable port resistances)
Port resistance 1 R1 = 1 Ω
Port resistance 3 R3 = 10 MΩ
Port resistance 7 R7 = 1 GΩ
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